

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

Re: Inventor(s): Derick G. Behrends et al.  
Title: METHODS AND APPARATUS FOR TESTING INTEGRATED CIRCUITS  
Serial No.: 10/636,060  
Filed: August 7, 2003  
Examiner: James C. Kerveros  
Group Art Unit: 2138

Transmitted herewith is:

- ☒ Response to Office Action  
☒ Request for Extension of Time (2 months)

FEE CALCULATION					
Fee Items	Highest No. of claims previously paid	Present No. of claims filed	Extra Claims	Fee Rate	Total
Total Claims				X \$50.00	\$0.00
Independent Claims				X \$200.00	\$0.00
Basic Filing Fee				\$1000.00	PAID
<b>TOTAL FEES</b>					<b>\$0.00</b>

\_\_\_ The Commissioner is hereby authorized to charge \$0.00 to Deposit Account No. 04-1696.

XX The Commissioner is hereby authorized to charge any additional fees which may be required, or credit any overpayment to Deposit Account No. 04-1696.

XX Please address all future correspondence to: **Customer # 46628**

Date: May 14, 2007

Respectfully submitted,



Steven M. Santisi  
Registration No. 40,157  
(914) 332-9081